



## VLSI Architecture for the Modified Convolutional Blind Source Separation

CH. MOUNIKA<sup>1</sup>, A. ANASUYAMMA<sup>2</sup>

<sup>1</sup>PG Scholar, Dept of ECE, Audisankara College of Engineering and Technology (Autonomous), Gudur, AP, India.

<sup>2</sup>Assistant Professor, Dept of ECE, Audisankara College of Engineering and Technology (Autonomous), Gudur, AP, India.

**Abstract:** This brief presents an efficient very-large-scale integration architecture design for convolutional blind source separation (CBSS). The CBSS separation network derived from the information maximization (Infomax) approach is adopted. The proposed CBSS chip design consists mainly of Infomax filtering modules and scaling factor computation modules. In an Infomax filtering module, input samples are filtered by an Infomax filter with the weights updated by Infomax-driven stochastic learning rules. As for the scaling factor computation module, all operations including logistic sigmoid are integrated and implemented by the circuit design based on a piecewise-linear approximation scheme. The proposed prototype chip is implemented via a semi-custom design using 90-nm CMOS technology on a die size of approximately  $0.54 \times 0.54 \text{ mm}^2$ .

**Keywords:** Blind Source Separation (BSS), Convolutional BSS (CBSS), Convolutional Mixing, Information Maximization (Infomax), Very-Large-Scale Integration (VLSI).

### I. INTRODUCTION

Separation of mixed sources has received extensive attention in recent years. Blind source separation (BSS) attempts to separate sources from mixed signals when most of the information for sources and mixing process is unknown. Such restrictions make BSS a challenging task for researchers. BSS has become a very important research topic in a lot of fields. Notable examples include audio signal processing, biomedical signal processing, communication systems, and image processing [1]–[3]. Without a filtering effect, instantaneous mixing is considered a simple version of the mixing process of the source signals. However, for audio sources passing through an environmental filtering before arriving at the microphones, a convolutional mixing process occurs, and convolutional BSS (CBSS) [4] is used to recover the original audio sources. Independent component analysis (ICA) is the conventional means of solving the BSS or CBSS problem [6]. However, this method is often highly computationally intensive and introduces time-consuming processes for software implementation. More than a faster solution than software implementation, hardware solution achieves optimal parallelism [15]. Providing hardware solutions for ICA-based BSS has drawn considerable attention recently. Cohen and Andreou [7] explored the feasibility of combining above-and-subthreshold CMOS

circuit techniques for implementing an analog BSS chip that integrates an analog I/O interface, weight coefficients, and adaptation blocks. This chip incorporates the use of the Herault–Jutten ICA algorithm [17].

Cho and Lee [8] implemented a fully analog CMOS chip based on information maximization (Infomax) ICA, as developed by Bell and Sejnowski [5], [19]. The chip incorporated a modular architecture to extend its use as a multichip. Apart from these analog BSS chips, various field-programmable gate array (FPGA) implementations with digital architectures have been developed. Li and Lin [9] realized the Infomax BSS algorithm based on system-level FPGA design, by using Quartus II, DSP builder, and Simulink. Du and Qi [10] presented an FPGA implementation for the parallel ICA (pICA) algorithm, which focuses on reducing dimensionality in hyperspectral image analysis. The pICA algorithm consists of three temporally independent functional modules that are synthesized individually with some reconfigurable components developed for reuse. Based on Infomax BSS, Ounas et al. [11] introduced a low-cost digital architecture implemented on FPGA. This design used merely one neuron to support sequential operations of the neurons in neural network. In 2008, Shyu et al. [12] designed a pipelined architecture for FPGA implementation based on FastICA for separating mixtures of biomedical signals, including electroencephalogram (EEG), magnetoencephalography (MEG), and electrocardiogram (ECG). In this design, floating-point arithmetic units were used to increase the precision of the numbers and ensure the FastICA performance. Although FPGA has a short development time and inexpensive verification of algorithms in hardware, its hardware architecture design is not optimized in comparison with application specific integrated circuit (ASIC) fabricated in chips. Acharyya et al. [13] designed an ASIC chip with 0.13- $\mu\text{m}$  standard cell CMOS technology for 2-D Kurtotic FastICA.

This design is characterized by reduced and optimized arithmetic units through means of removing dividers in eigenvector computation and whitening. For portable EEG signal processing applications, Chen et al. [14] developed a low-power very-large-scale integration (VLSI) chip fabricated using the UMC 90-nm CMOS process. However, the

aforementioned ASIC chips focus on instantaneous mixing BSS. In this brief, we present a digital ASIC chip for CBSS, in which the source signals are convolutively mixed. The convolutive mixtures are separated using the CBSS separation network [16] extended from Infomax theory. The CBSS problem was solved in the time domain mainly because in the frequency domain, the permutation and scaling ambiguity among the frequency bins must be resolved [20].

**II. BSS USING INFOMAX**

**A. CBSS**

Assume there are N source signals recorded by M sensors. This brief focuses on convolutive mixing. The related model is mathematically expressed by

$$x_m(t) = \sum_{n=1}^N \sum_{k=0}^{L-1} h_{mn}(k) s_n(t-k) \tag{1}$$

Where  $x_m$ ,  $m = 1, 2, \dots, M$ , is a mixed signal corresponding to sensor  $m$ ;  $s_n$ ,  $n = 1, 2, \dots, N$ , is the  $n$ th source signal;  $h_{mn}$  is the unknown impulse response from source  $n$  to sensor  $m$ ;  $t$  is the discrete time index; and  $L$  is the number of taps in convolution. CBSS, a demixing or separation process, finds separated signals that approximate the original sources. The separation process can be expressed as

$$u_n(t) = \sum_{m=1}^M \sum_{l=0}^{L-1} w_{nm}^l x_m(t-l) \tag{2}$$

Where  $u_n$  is the  $n$ th separated signal;  $w_{nm}$  is the  $L$ -tap separation filter for sensor  $m$  to separated signal  $n$ ; and  $w_{nm}^k$  denotes the  $k$ th tap weight of  $w_{nm}$ . The separation process (2) can be expressed in matrix form as


$$p(s) = p(s_1, s_2, \dots, s_N) = \prod_{n=1}^N p(s_n) \tag{3}$$

**B. Infomax Approach for Convolutive Mixing BSS**


The BSS problem assumes that statistical independence among source signals exists. Let  $s_n$  denote the  $n$ th source signal. The joint probability density function of all the sources can be written as

$$u(t) = \sum_{k=0}^{L-1} \mathbf{W}^k x(t-k) \tag{4}$$

Where  $H$  denotes the differential entropy. While BSS attempts to generate separated signals close to source signals, the separation process focuses on generating output signals with zero mutual information. To minimize the mutual information, Bell and Sejnowski developed the Infomax approach [5] to learn the separating process. This approach maximizes the joint entropy of the outputs by a stochastic gradient ascent algorithm. As plain maximization of the joint entropy of the outputs may diverge to infinity [18], the Infomax approach maximizes the joint entropy of  $\mathbf{y} = g(\mathbf{u})$ , where  $g(\cdot)$  refers to a nonlinear and monotonically transfer function. In convolutive mixing, the separation process is driven by  $\mathbf{W}k$ , which is a matrix comprising filter components.



**Fig 1. Infomax-based CBSS separation network for the two-source and two sensor case.**



**Fig 2. Block diagram of the proposed CBSS chip that contains four Infomax filtering modules, two scaling factor computation modules, and a D-term unit. Two CSAs are used to sum up the Infomax filtering outputs.**


**III. PROPOSED VLSI BLIND SOURCE SEPARATOR**

Fig. 2 shows the block diagram of the proposed CBSS chip. The CBSS chip consists mainly of two functional cores: Infomax filtering module and scaling factor computation module. Additionally, the Infomax filtering outputs are summed up using two small carry-save adders (CSAs). The current prototype chip is used for two sources and two sensors by adopting four Infomax filtering modules and two scaling factor computation modules.


**A. VLSI Architecture for Infomax Filtering Module**

Fig. 1 depicts the CBSS separation network, which contains four causal FIR filters. These filters are adaptive because their tap coefficients are altered by stochastic learning rules derived from the Infomax approach and are thus referred to herein as the Infomax adaptive filter or the Infomax filter. Equations (8) and (9) describe the stochastic learning rules to adjust the Infomax filter weights. In the Infomax filtering module, an input sample passes through lower and upper register chains. The input samples passing through the lower and upper register chains are multiplied with filter weights and scaling factors, respectively.

## VLSI Architecture for the Modified Convolutional Blind Source Separation




**Fig 3. Example of the proposed Infomax filtering module. The multiplication results of all of the taps are accumulated by a two-stage summation.**




**Fig 4. Architecture of the D-term unit, which comprises a determinant circuit to obtain  $\det W^0$  and a lookup table to generate the inverse of  $\det W^0$**

The multiplication results of all of the taps are accumulated by a two-stage summation. The first stage adopts carry look ahead adders to generate the intermediate addition results for multiplication of every two successive taps. The second stage sums the above intermediate addition results by using a carry save addition scheme. A CSA can accept more than two data inputs. As this CSA may accept many intermediate addition results, reducing the critical path as low as  $1T_a + 1T_m$  can be achieved by partitioning this CSA with pipeline registers. Here,  $T_a$  and  $T_m$  denote the critical paths of the carry look-ahead adder and multiplier, respectively. In Fig. 3,  $k$  pipeline registers are assumed to partition the CSA.




**Fig 5. Five line-segment approximation to the scaling factor computation, where  $ls_i$  denotes the  $i$ th line segment.**



**Fig 6. Proposed scaling factor computation module. Four comparators and a decoder are used to determine the correct line segment.**

### B. VLSI Architecture for Scaling Factor Computation Module



**Fig 7. SIR Degradation from converting the floating-point algorithm into the fixed-point algorithm.**

The scaling factor used in filter weight updating, as described in (8) and (9), is obtained by calculating  $s(t) = 1 - 2y(t)$ , where  $y(t) = (1 + e^{-u(t)})^{-1}$ . For a straightforward computation flow, once  $y(t)$  is available,  $-2y(t)$  can be generated first using 2's complement and a left shift to  $y(t)$ . The scaling factor  $s(t)$  is then obtained by summing up  $-2y(t)$  and one. The above procedure is simple. The emphasis of architecture design in the scaling factor computation module should thus lie in the logistic sigmoid computation. In this brief, the logistic sigmoid computation is achieved based on a linear piecewise scheme [23], [24]. The scaling factor commutation is approximated directly rather than performing logistic sigmoid computation first and then calculating  $1 - 2y(t)$ . In our numerical analysis, five line segments are sufficient to approximate (11) with a negligible error. Let  $l_{si}$ ,  $i = 1, 2, \dots, 5$  denote the  $i$ th line segment, and  $c_i$  represent the connected point between two consecutive line segments,  $l_{si}$  and  $l_{si+1}$ . Fig. 5 plots the approximation results of the five line segments. The average error between the approximate value and the floating value obtained using (11) is around 2.88%. To implement the line-segment approximation, the circuit design for scaling factor computation is to calculate single variable linear equations. Assume that the equation of  $l_{si}$  is  $m_i(n) = a_i n + b_i$ ,  $i = 1, 2, \dots, 5$ , where  $n = u_i(t)$ . Fig. 6 describes the proposed circuit for the scaling factor computation module. The linear equation evaluation with input  $u_i(t)$  and equation parameters  $a_i$  and  $b_i$  are implemented using a multiplier and an adder. A line segment is selected by two multiplexers to choose corresponding  $a_i$  and  $b_i$ . As the slopes of  $l_{s1}$  and  $l_{s5}$  are the same, these two line segments share the equation parameters  $a_1$ . In the same manner, line segments  $l_{s2}$  and  $l_{s4}$  share the equation parameters  $a_2$ . Furthermore, according to the symmetry in Fig. 8, the bias used for line segment  $l_{s5}$ , e.g.,  $-b_1$ , is the negative of the bias  $b_1$  used for line segment  $l_{s1}$ . In addition, line segments  $l_{s4}$  and  $l_{s2}$  use biases  $-b_2$  and  $b_2$ , respectively.

IV. RESULTS




Fig 8. Simulation result for the proposed system.




Fig 9. RTL schematic view for the proposed system.




Fig 10. Technology schematic view for the proposed system.

V. CONCLUSION

In this brief, an efficient VLSI architecture design for CBSS has been presented. The architecture mainly comprising Infomax filtering modules and scaling factor computation modules performs CBSS separation network derived from the Infomax approach. With TSMC 90-nm CMOS technology, the die size of the proposed ASIC chip is roughly  $0.54 \times 0.54$  mm<sup>2</sup>. For the 1.8-V power supply, the maximum clock rate is 100 MHz. The power dissipation is roughly 54.86mW under the 100-MHz clock rate. The proposed CBSS ASIC chip can be used in preprocessing and



## VLSI Architecture for the Modified Convolutional Blind Source Separation

integrated with other audio processing chips and peripheral components to form a whole audio processing System.

### VI. REFERENCES

- [1] G. Zhou, Z. Yang, S. Xie, and J. M. Yang, "Online blind source separation using incremental nonnegative matrix factorization with volume constraint," *IEEE Trans. Neural Netw.*, vol. 22, no. 4, pp. 550–560, Apr. 2011.
- [2] M. Li, Y. Liu, G. Feng, Z. Zhou, and D. Hu, "OI and fMRI signal separation using both temporal and spatial autocorrelations," *IEEE Trans. Biomed. Eng.*, vol. 57, no. 8, pp. 1917–1926, Aug. 2010.
- [3] A. Tonazzini, I. Gerace, and F. Martinelli, "Multichannel blind separation and deconvolution of images for document analysis," *IEEE Trans. Image Process.*, vol. 19, no. 4, pp. 912–925, Apr. 2010.
- [4] H. L. N. Thi and C. Jutte, "Blind source separation for convolutional mixtures," *Signal Process.*, vol. 45, no. 2, pp. 209–229, Aug. 1995.
- [5] A. J. Bell and T. J. Sejnowski, "Blind separation and blind deconvolution: An information-theoretic approach," in *Proc. Int. Conf. Acoust., Speech, Signal Process.*, May 1995, vol. 5, pp. 3415–3418.
- [6] A. Hyvärinen and E. Oja, "Independent component analysis: Algorithms and applications," *Neural Netw.*, vol. 13, no. 4/5, pp. 411–430, May/June 2000.
- [7] M. H. Cohen and A. G. Andreou, "Analog CMOS integration and experimentation with an autoadaptive independent component analyzer," *IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process.*, vol. 42, no. 2, pp. 65–77, Feb. 1995.
- [8] K. S. Cho and S. Y. Lee, "Implementation of InfoMax ICA algorithm with analog CMOS circuits," in *Proc. Int. Workshop Independent Compon. Anal. Blind Signal Separation*, Dec. 2001, pp. 70–73.
- [9] Z. Li and Q. Lin, "FPGA implementation of Infomax BSS algorithm with fixed-point number representation," in *Proc. Int. Conf. Neural Netw. Brain*, 2005, vol. 2, pp. 889–892.
- [10] H. Du and H. Qi, "An FPGA implementation of parallel ICA for dimensionality reduction in hyperspectral images," in *Proc. IEEE Int. Geosci. Remote Sens. Symp.*, Sep. 2004, pp. 3257–3260.
- [11] M. Ounas, R. Touhami, and M. C. E. Yagoub, "Low cost architecture of digital circuit for FPGA implementation based ICA training algorithm of blind signal separation," in *Proc. Int. Symp. Signals, Syst. Electron.*, 2007, pp. 135–138.
- [12] K. K. Shyu, M. H. Lee, Y. T. Wu, and P. L. Lee, "Implementation of pipelined FastICA on FPGA for real-time blind source separation," *IEEE Trans. Neural Netw.*, vol. 19, no. 6, pp. 958–970, Jun. 2008.
- [13] A. Acharya, K. Maharatna, J. Sun, B. M. Al-Hashimi, and S. R. Gunn, "Hardware efficient fixed-point VLSI architecture for 2D Kurtotic FastICA," in *Proc. Eur. Conf. Circuit Theory Des.*, Aug. 23–27, 2009, pp. 165–168.
- [14] C. K. Chen et al., "A low power independent component analysis processor in 90 nm CMOS technology for portable EEG signal processing systems," in *Proc. IEEE Int. Symp. Circuits Syst.*, May 15–18, 2011, pp. 801–804.
- [15] H. Qi and X. Wang, "Comparative study of VLSI solutions to independent component analysis," *IEEE Trans. Ind. Electron.*, vol. 54, no. 1, pp. 548–558, Feb. 2007.
- [16] K. Torkkola, "Blind separation of convolved sources based on information maximization," in *Proc. IEEE Signal Process. Soc. Workshop*, Sep. 1996, pp. 423–432.
- [17] C. Jutten and J. Herault, "Blind separation of sources—Part I: An adaptive algorithm based on neuromimetic architecture," *Signal Process.*, vol. 24, no. 1, pp. 1–10, Jul. 1991.
- [18] J. F. Cardoso, "Infomax and maximum likelihood for blind source separation," *IEEE Signal Process. Lett.*, vol. 4, no. 4, pp. 112–114, Apr. 1997.
- [19] A. J. Bell and T. J. Sejnowski, "An information-maximization approach to blind separation and blind deconvolution," *Neural Comput.*, vol. 7, pp. 1129–1159, Nov. 1995.
- [20] M. S. Pedersen, J. Larsen, U. Kjems, and L. C. Parra, "A survey of convolutional blind source separation methods," in *Handbook of Speech Processing*. New York, NY, USA: Springer-Verlag, 2007.
- [21] L. D. Van and W. S. Feng, "An efficient systolic architecture for the DLMS adaptive filter and its applications," *IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process.*, vol. 48, no. 4, pp. 359–366, Apr. 2001.

### Author's Profile:



**CH. Mounika** received her B.Tech degree in Electronics and Communication Engineering from Priyadarshini College of Engineering and Technology, Nellore. She is currently pursuing M.Tech in VLSI in Audisankara college of Engineering and Technology (Autonomous), Gudur, SPSR Nellore (Dist), affiliated to JNTUA, Ananthapuram.



**A. Anasuyamma** presently working as Assistant Professor in Dept. of ECE, Audisankara College of Engineering and Technology (Autonomous), Gudur. She has completed her B.Tech in Quba College of Engineering and technology, Nellore in 2010 and completed her M.Tech in VLSI Audisankara College of Engineering and Technology, Gudur in 2012. She has a teaching experience of 5 years and her interested areas are VLSI Design and Communications.